A single electron memory was demonstrated in crystalline silicon that has a transistor channel width of ϳ10 nm and a nanoscale floating gate of dimension ϳ͑7 nm ϫ 7 nm ϫ 2 nm͒, patterned by electron beam lithography, lift-off, and reactive ion etching. Quantized shift in the threshold voltage and self-limited charging process have been observed at room temperature. Analysis has shown that these quantized characteristics are the results of single electron charging effect in the nanoscale floating gate.
I. INTRODUCTION
The ultimate limit in scaling down the floating gate memory is a single-electron memory, where one bit of information is represented by only one electron on the floating gate. Previously, single electron memory effect had been observed in a polysilicon thin film transistor at room temperature, 1 in which an electron percolation path in a polysilicon strip formed a channel and one of the polysilicon grains near the conduction path acted as a floating gate. However, such a structure intrinsically has large variations, and prevents precise control of the device feature sizes. Recently, we have demonstrated a single electron memory in crystalline silicon, and have obtained quantized characteristics at room temperature. 2 In this article, we will give a detailed account of the device fabrication using silicon-oninsulator ͑SOI͒, and discuss a model to understand the device characteristics which is due to the single electron effect.
II. STRUCTURE OF SINGLE ELECTRON MOS MEMORY
The structure of the single electron metal oxide semiconductor ͑MOS͒ memory ͑SEMM͒ is shown in Fig. 1 . It is a narrow channel MOS transistor with a nanoscale floating gate. The channel width is smaller than the Debye screen length, so that a single electron in the floating gate is sufficient to screen the entire channel from the potential on the floating gate, leading to a significant threshold voltage shift. The floating gate is a nanoscale dot, such that the charging energy and the quantization energy combined is greater than k B T, leading to quantized characteristics at room temperature.
III. FABRICATION OF SEMM
In fabrication, we started with a separation-by-implantedoxygen ͑SIMOX͒ wafer that has a top silicon layer thinned to 35 nm. A native oxide of ϳ1 nm on top of silicon was used as the tunnel oxide. Then an 11-nm-thick polysilicon film for the floating gate was deposited by low pressure chemical vapor deposition ͑LPCVD͒ ͓Fig. 2͑A͔͒. The width of the channel and the floating gate were patterned in a selfaligned manner by electron beam lithography ͑EBL͒, a liftoff of Cr, and a chlorine based reactive ion etching ͑RIE͒ ͓Fig. 2͑B͔͒. The channel width before oxidation varies from 25 to 120 nm. The length of the floating gate was patterned by a second level EBL, Cr lift-off, and RIE, making it a square shape ͓Fig. 2͑C͔͒. The native oxide acted as an etchstop layer for the RIE. After this, an 18-nm-thick oxide was thermally grown, which partially consumed silicon and reduced the thickness of the polysilicon dot by ϳ9 nm and the lateral size of the dot as well as the silicon channel width by ϳ18 nm. Then a 22-nm-thick oxide was deposited using plasma enhanced chemical vapor deposition ͑PECVD͒, making the total control-gate-oxide thickness of 40 nm. Next, polysilicon was deposited by LPCVD and the control gate was patterned in 3 m length that covers the floating gate and part of the narrow channel ͓Fig. 2͑D͔͒. After a selfaligned source/drain ion implantation, the final contacts were made, and the devices were sintered in a hydrogen and nitrogen forming gas to reduce the interface states. Some fabrication procedures described here are similar to our previous works. 3, 4 The scanning electron micrograph ͑Fig. 3͒ shows a 28-nm-diameter polysilicon dot defined on top of a 28-nm-wide silicon channel before they were reduced by oxidation. For easy alignment in the second level EBL, a line was exposed instead of a small square. The line was etched in the buried oxide, and does not affect the electrical characteristics of the device.
IV. DEVICE CHARACTERIZATION
The devices were characterized at room temperature in a two-step process. In the first step, the floating gate was charged by applying a positive voltage pulse ͑with respect to the grounded source͒ to the control gate. Next the drain current versus gate voltage was measured by using semiconductor parameter analyzer ͑HP4145B͒. The threshold voltage shift (⌬V th ) can then be extracted from the series of currenta͒ Electronic mail: ljguo@ee.umn.edu voltage (I -V) curves. The switching between the two steps was completed within 1 s, which is short compared to the charge retention time on the floating gate.
A SEMM that has a ϳ10-nm-wide channel and a floating gate of a ϳ7 nm ϫ 7 nm square and 2 nm thick-the smallest in our fabrication-was characterized under different charging voltages. The device dimension was estimated from scanning electron microscopy ͑SEM͒ measurement and the oxidation rate. However, self-limiting oxidation might occur, 5 making it difficult to assess the exact size. Figure 4 shows the I -V characteristics of the device after the control gate was pulsed by a charging voltage from 2 to 14 V. Although the charging voltage was varied continuously, the threshold voltage of the device ͑defined as the gate voltage at which the drain current reaches 100 pA͒ always takes a discrete shift with an increment of 55 mV. For each discrete threshold shift, a 4 V charging voltage on the control gate is required. It is shown more clearly in the threshold voltage versus charging voltage plot ͓Fig. 5͑A͔͒, where a staircase relation between the threshold voltage shift and the charging gate voltage is seen. Moreover, for a given charging voltage, the threshold voltage shift is independent of the time it takes to charge the floating gate ͓Fig. 5͑B͔͒, indicating that the charging process is self-limited. Because the tunnel oxide is extremely thin, the charge stored at the floating gate could be held for ϳ5 s after the control gate is set back to zero potential.
For comparison, we have also fabricated devices that have no floating gate on top of the channel. These devices did not exhibit any memory effect regardless of what voltage pulse is applied to the control gate. This observation indicates, as expected, that it is the electrons stored inside the floating gate that causes the memory effect.
V. ANALYSIS
The behavior of the device can be explained by the singleelectron charging effect. First, the voltage required for charging a single electron into the floating gate can be calculated from the fact that the charging voltage primarily drops between the control gate and the floating gate because of the use of very thin tunnel oxide between the channel and the floating gate. To add one electron to the floating gate requires a voltage increment of e/C fg to be applied to the control gate, where C fg is the capacitance between the floating gate and the control gate ͑Fig. 6͒. The capacitance C fg for the 7 nm ϫ 7 nm floating gate and a 40 nm control oxide is about 4.4ϫ10 Ϫ20 F, resulting in a single electron charging voltage of 3.6 V, close to the experimental value of 4 V.
The discrete shift in threshold voltage (⌬V th ) due to a single electron stored in the floating gate can be calculated using the following model. The charge induced in the channel ͑directly under the floating gate͒ is determined by both the floating gate voltage (V F ) and the control gate voltage (V G ), because the control gate partially wraps around the channel. The induced channel charge under the floating gate can be approximated as
where C f c is the mutual capacitance between the floating gate and the channel, and C cg is the mutual capacitance between the channel and the control gate ͑Fig. 6͒. The floating gate potential can be related to the floating gate charge (Q F ) and the control gate voltage as Here C ⌺ ϭC f c ϩC fg . Putting Eq. ͑2͒ into Eq. ͑1͒ yields an expression for the channel charge:
When one more electron is added to the floating gate ͑i.e., ⌬Q F ϭe), to maintain the same channel charge Q ch , Eq. ͑3͒ requires the threshold voltage to increase by
Because the poly-Si dot is very close to the silicon channel, but far away from the control gate, we can take C ⌺ ϷC f c . So the threshold shift due to the addition of a single electron to the floating gate can be evaluated as
In a conventional floating gate memory C cg ϭ0, and the threshold shift is simply ⌬V th ϭe/C fg . But in our case, the threshold shift is reduced because the charge in the floating gate can only partially screen the gate potential. The channel-to-control gate capacitance (C cg ) can be estimated in the following way. The channel length that can be controlled by a charge on the floating gate is roughly equal to the Debye screen length, which is ϳ70 nm for the given channel doping at room temperature. The channel thickness for the device is ϳ26 nm. For the control oxide thickness of 40 nm and the area of 70 nm ϫ 26 nm ϫ 2, C cg is about 2.5ϫ10 Ϫ18 F(ӷC fg ), and hence ⌬V th Ϸ64 mV, which is again consistent with the experimental value.
VI. SUMMARY
We have fabricated the first single-electron memory in crystalline silicon MOS field effect transistor ͑MOSFET͒, with both the silicon channel and the nanoscale polysilicon floating gate defined by e-beam lithography. We have obtained quantized characteristics at room temperature. Analysis has shown that both the discrete shift in threshold voltage and the self-limited charging process can be explained by the single electron effect. The work presented here is a major step forward in taking advantage of single electron effects to build ultrasmall and ultrahigh density transistor memories.
